This paper enumerates high speed design of RS & D-flip-flop using AlGaAs/GaAs MODFET. The proposed Flip Flop is having less number of transistors than existing designs. Simulation results show lowest average power and least delay than existing designs. This Flip-Flop having less number of transistors.It can be efficiently used in VLSI ICs. In the verification by simulation, the proposed flip-flops appear to have better speed of operation. It is simple and suitable to SPICE simulation of hybrid digital ICs.
INTRODUCTION
Technology scaling of a transistor feature size has provided a remarkable innovation in silicon industry for the past few decades. Designers are striving for semiconductor area, higher speed, low power consumption and reliability due to ever increasing demand and popularity of portable electronics. With the increasing use of mobile devices, consumer electronics markets demand a stringent constraint on reducing the power dissipation. In order to reduce the complexity of circuit design, the digital circuits are designed to be synchronous circuits. The memory elements in a sequential circuit are called flip-flops. A flip-flop has two outputs, one for the normal value and one for the complement value of the stored bit. Binary information can enter into a flip-flop in a variety of ways and gives rise to different types of flip-flops. MODFETs are used in integrated circuits as digital on-off switch. FETs can also be used as amplifiers for large amounts of current using a small voltage as a control signals. Both of these are made possible by the FET's unique current-voltage characteristics. MODFETs are heterojunctions. This means that the semiconductors used have dissimilar band gaps. When a heterojunction is formed, the conduction band and the valence band throughout the material must bend in order to form a continuous level.The Modulation doping field effect transistor has demonstrated characteristics which make it highly suitable for high performance high speed system. In this paper describes high speed RS & D-flip flops using MODFET technology. In this paper, logic gates are designed using RTL logic, So the number of transistors used for making Flip Flops is very less and the area of the Flip Flops is also reduced. The design for low power issues can't be overcome without precised power prediction and optimization tools. Therefore, the critical need for certain tools to calculate power dissipation during the design to meet the power constraints to ignore the costly redesign effort. Power consumption is affected by many factors, P = α Cf [7] .
CIRCUIT DESIGN 2.1 RS FLIP FLOP
Please use a 9-point Times Roman font, or other Roman font When using logic gates as building blocks, the fundamental latch is the simple SR latch, where S and R stands for set and reset. And it can be constructed from a pair of cross-coupled NOR gate logic. The stored bit is present on the output marked Q.
While the S and R inputs are both low, feedback maintained the Q and Q outputs in a constant state, with Q the complement of Q. If S(set) is pulsed high while R (Reset) is held low, then the Q output is forced to high, and stays high when S will returns to low, similarly, if R is pulsed high while S(set) is held low, then the Q output is forced to low, and stays low when R returns to low. The logic diagram of SR flip flops is shown in fig.2 and circuit diagram is shown in fig.3 . Clocked RS Flip-flop operates as a standard bistable latch but the outputs are only activated when a logic "1" is applied to its EN input and deactivated by a logic "0". The property of this flip-flop is summarized in its characteristic table where Qn is the logic state of the previous output and Qn+1 is that of the next output and the clock input being at logic 1 for all the R and S input combinations. The logic diagram of clocked SR flip flops is shown in fig.3 and circuit diagram is shown in fig.4 
PERFORMANCE ANALYSIS
To evaluate the performance of proposed RS and D flip flop using MODFET technology. Simulations are carried out using PSPICE tool in nominal conditions with operating frequency at 1GHz. Transient analysis of the proposed RS and D flip flop using MODFET technology is shown in figure 9 and 10. 
COMPARISON OF MOSFET, AND MODFET D FLIP-FLOPS
The proposed RS and D flip flop using MODFET is designed and compared with several conventional Flip-Flops. Each Flip-Flop is optimized for power delay product. The proposed flip flop is having lesser number of clocked transistors than the other flip flop. Simulation results for power, delay, PDP and area at nominal conditions for the Flip-Flops are summarized in Table 3 . And comparison graph is shown in the fig.11a , 11b, 11c. 
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